Please note: This wiki is currently running in test mode after an attack on January 5 2013. All passwords were reset, so you will have to use the password recovery function to get a new password. To edit wiki pages, please log in first. See the wiki attack description page for more details. If you find problems, please report them to the pydotorg-www mailing list.
Vince Parrilla is an electrical engineer working mostly in the IT field. He specializes in hardware Design Verification (DV) using hardware languages such as Verilog and VHDL. He spends a great of the time writing verification code along with other scripting type languages, (i.e, shell scripts, perl, etc).
VinceParrilla (last edited 2008-11-15 14:00:18 by localhost)
